

# Patterning of W/WN<sub>x</sub>/poly-Si gate electrode using Cl<sub>2</sub>/O<sub>2</sub> plasmas

Hyoun-Woo Kim<sup>a,\*</sup>, Byong-Sun Ju<sup>b</sup>, Chang-Jin Kang<sup>b</sup>, Joo-Tae Moon<sup>b</sup>

<sup>a</sup>*School of Materials Science and Engineering, Inha University, Incheon 402-751, South Korea*

<sup>b</sup>*Semiconductor Research & Development Center, Samsung Electronics, Kyungki-Do 449-900, South Korea*

Received 18 March 2002; received in revised form 8 August 2002; accepted 15 September 2002

---

## Abstract

The metal gate electrode with a tungsten (W)/tungsten nitride (WN<sub>x</sub>)/poly-Si structure has been successfully patterned by Cl<sub>2</sub>/O<sub>2</sub> plasmas in a helicon etcher. The patterned metal gate electrode showed an almost vertical profile and no pitting of the gate oxide. The etch selectivity of W over polysilicon (poly-Si) increased with increasing source power, decreasing bias power, and increasing O<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio. We reveal that W etch rate enhances with increasing temperature.

© 2002 Elsevier Science B.V. All rights reserved.

*Keywords:* Tungsten; Metal gate; Etching; Temperature

---

## 1. Introduction

As device dimension becomes smaller, the gate resistance becomes higher and thus the usage of the metal gate electrodes with low resistivity should be considered. Also, depletion of gate electrode must be suppressed to increase the effective gate capacitance and improve the device characteristics of sub-0.10-μm metal-oxide-semiconductor field effect transistors (MOSFETs) [1].

The refractory metal gate electrodes such as W, titanium nitride (TiN), and tantalum (Ta) have been reported to be promising candidates to realize no gate depletion and low gate resistance [2–7]. Among the metallic gate materials, W has been considered appropriate due to its high thermal stability, good corrosion resistance, and high process compatibility.

In this paper, we report the patterning of metal gate electrodes with a W/WN<sub>x</sub>/poly-Si structure. The poly-Si is inserted between W/WN<sub>x</sub> and gate oxide because W/WN<sub>x</sub> has a poor adhesion with the

---

\*Corresponding author. Tel.: + 81-32-860-7544; fax: + 81-32-862-5546.

E-mail address: [hwkim@inha.ac.kr](mailto:hwkim@inha.ac.kr) (H.-W. Kim).

underlying gate oxide. The  $WN_x$  is inserted between W and poly-Si to prevent the generation of unwanted  $WSi_x$  layer.

We have employed a fluorine etchant ( $SF_6/HBr$  system) in preliminary experiments in order to pattern W/ $WN_x$ /poly-Si structures, revealing that the sidewall of poly-Si is locally eroded and pitting of gate oxide is observed due to low W to poly-Si etch selectivity of less than 0.3 (not shown here). Therefore, we suggest to increase W etch rate by forming  $WO_xCl_y$  etch product assisted by high ion bombardment using  $Cl_2/O_2$  system in helicon wave plasma. We also investigate the etch selectivity of poly-Si over  $SiO_2$ .

## 2. Experimental

Schematic diagram of an  $m = 0$  helicon plasma reactor used in this study is described in Fig. 1. Helicon wave plasma sources were operated at the excitation frequencies of 13.56 MHz. The diameter of the process chamber covered by 24 cusp magnets along the chamber axis was 350 mm. The helium pressure was 20 Torr and both the inner and the outer coil currents were 40 A. During etching, the source power was 500–2000 W, the bias power was 0–400 W, the magnetic field was 100–200 Gauss and the total gas flow rate of  $Cl_2/O_2$  system was set to 50 standard cubic centimeters per minute (sccm).

The blanket wafers were used for measuring the etch rates of W, poly-Si and  $SiO_2$ , because the W/poly-Si and the poly-Si/oxide etch selectivity could not be measured accurately in patterned wafers. The patterned wafers with a critical dimension (CD) of 0.17  $\mu m$  were used to demonstrate the formation of the metal gate electrode. Fig. 2 shows the cross-sectional view of metal gate electrode, with a structure of  $SiO_2$  mask 2000 Å/W 1000Å/ $WN_x$  100Å/poly-Si 1000 Å/gate oxide 60 Å/Si substrate.




Fig. 1. Schematic diagram of an  $m = 0$  helicon plasma reactor.




Fig. 2. Cross-sectional view of gate electrode pattern with a SiO<sub>2</sub> hard mask 2000 Å/W 1000 Å/WN<sub>x</sub> 100 Å/poly-Si 1000 Å/gate oxide 60 Å.

The cathode temperature before etching was set to 20 °C by using a chiller. An irreversible thermal tape was used for measuring the wafer temperature in situ during etching processes. We attached the thermal tape on the surface of wafer and checked the indicated temperature by the thermal tape after etching process is completed. Because the wafer temperature depends on etching time, the etch time was fixed to 30 s in this study. A scanning electron microscope (SEM) (Hitachi S-4700) was used to evaluate the fabricated metal gate electrode.

### 3. Results and discussion

To investigate the feasibility of forming the W/WN<sub>x</sub>/poly-Si structure with a vertical profile, etch rates of W and poly-Si were investigated by varying process conditions. Fig. 3 shows the variation of W etch rates, poly-Si etch rate, and etch selectivity of W over poly-Si with varying process parameters. The source power and the bias power ranges from 1000 to 2000 W and from 200 to 400 W, respectively. The pressure was 3–10 mTorr and the O<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio ranges from 0.2 to 0.6 with a total flow rate of 50 sccm. With increasing source power, the poly-Si etch rate decreases and the W etch rate increases, resulting in increase of the W to poly-Si etch selectivity. With increasing bias power, both poly-Si and W etch rates increase, resulting in slight decrease of W to poly-Si etch selectivity. W etch rate is maximized at O<sub>2</sub> and Cl<sub>2</sub> flow rates of 20 and 30 sccm, respectively, implying the possible formation of volatile WO<sub>x</sub>Cl<sub>y</sub> compounds as an etch product. In spite of that, with increasing O<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio, the etch selectivity of W over poly-Si increases due to significant decrease of poly-Si etch rate. The W etch rate is considerably low at high (10 mTorr) pressure and increases with decreasing pressure.

Based on the above experimental results, we set up a standard etching condition in which the expected etch selectivity of W to poly-Si is about 1.4 and the expected etch selectivity of poly-Si to SiO<sub>2</sub> is about 9.7. At the standard etching condition the source power is 1500 W, the bias power is




Fig. 3. Variation of W etch rates, poly-Si etch rate, and the etch selectivity of W over poly-Si with varying process parameters. The etch selectivity increases with increasing source power, decreasing bias power, and increasing O<sub>2</sub>/Cl<sub>2</sub> ratio.

300 W, and the pressure is 5 mTorr, with a gas flow of Cl<sub>2</sub>/O<sub>2</sub> = 30:20 (scm) for 60 s. Fig. 4 shows the etch profiles of the gate electrode pattern measured from top, center and bottom regions of 8-inch wafers. Top three pictures indicate the cell pattern with a CD of 0.17 μm and bottom three pictures indicate the patterns in peripheral region. A straight and almost vertical etch profile without sidewall residues and defects is uniformly produced. We observe no post-etch pitting or defect of the gate oxide throughout the wafer.

With an expectation to apply into future devices with the ultra-thin gate oxide, we investigated the etch selectivity of poly-Si over SiO<sub>2</sub> with varying process parameters (see Fig. 5). With increasing bias power, the SiO<sub>2</sub> etch rate is almost invariant but the poly-Si etch rate increases, resulting in increasing etch selectivity of poly-Si over SiO<sub>2</sub>. When the bias power is 200, 300, and 400 W, respectively, the etch selectivity is 7.8, 9.7, and 10.2. With increasing source power, the SiO<sub>2</sub> etch rate is almost invariant but the poly-Si etch rate decreases, resulting in decreasing etch selectivity of




Fig. 4. Etching profiles of the gate electrode pattern in top, center and bottom region of 8-inch wafer. The source power is 1500 W, the bias power is 300 W, and pressure is 5 mTorr. The flow rates of Cl<sub>2</sub> and O<sub>2</sub> gases are 30 sccm and 20 sccm, respectively, for 60 s. The metal gate electrode shows a straight sidewall and no gate oxide pitting homogeneously. Top three pictures indicate the cell pattern with a CD of 0.17 nm and bottom three pictures indicate the patterns in peripheral region.

poly-Si over SiO<sub>2</sub>. When the source power is 1000, 1500, and 2000 W, respectively, the etch selectivity is 14.8, 9.7, and 6.3. With increasing gas flow ratio of Cl<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>), the SiO<sub>2</sub> etch rate slightly increases but the poly-Si etch rate increases significantly, resulting in increase of poly-Si to SiO<sub>2</sub> etch selectivity. When Cl<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio is 0.4, 0.6, and 0.8, respectively, the etch selectivity is 0.7, 9.7, and 11.5. To sum up, the poly-Si to oxide etch selectivity improves with increasing bias power, with decreasing source power, and with increasing gas flow ratio of Cl<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>).

We measure the wafer temperature with varying process conditions using W blanket wafers (see Fig. 6). As the pressure decreases from 20 to 3 mTorr, wafer temperature increases from 85 to 180 °C. As the source power increases from 1000 to 2000 W, wafer temperature increases from 125 to 170 °C. As the bias power increases from 0 to 400 W, wafer temperature increases from 95 to 180 °C. From above observation, we reveal that wafer temperature increases with increasing source power, increasing bias power, and decreasing pressure. By comparing Fig. 6 with Fig. 3 regarding experimental results with varying source power, bias power, and pressure, we reveal that W etch rate increases with increasing wafer temperature.

We suppose that W etching process consists of chemical etching by radicals and physical sputtering by energetic ions. From the results of the O<sub>2</sub>/Cl<sub>2</sub> gas ratio test in Fig. 3 shows that the optimum Cl<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio for maximal W etch rate exists, probably due to formation of volatile




Fig. 5. Variation of the etch selectivity of poly-Si over SiO<sub>2</sub> with varying process parameters. The etch selectivity increase with increasing bias power, decreasing source power, and decreasing O<sub>2</sub> ratio in the Cl<sub>2</sub>/O<sub>2</sub> system.

WO<sub>x</sub>Cl<sub>y</sub> compounds from the reaction of W with the Cl and O species in plasma. We also surmise that the formation of WO<sub>x</sub>Cl<sub>y</sub> compounds is crucial because the boiling point of WCl<sub>4</sub> is about 227 °C and much lower than the boiling points or sublimation temperature of WCl<sub>x</sub> and WO<sub>x</sub> compounds. The enhancement of W etch rates with increasing temperature is possibly due to the enhancement of the compound-forming reaction at higher temperature. Also the physical sputtering by energetic ion may be crucial for efficient W etching not only because the sputtering assists the chemical reaction but because the ion bombardment and resulting temperature elevation help to desorb the volatile etch products. The detailed mechanism by which elevation of wafer temperature contribute to enhanced W etching needs to be investigated.

In order to reveal the effect of process parameters on W etching, source power and bias power are varied with other parameters fixed at standard etching condition. When the bias power is fixed to 100 W and the source powers are 500, 1000, and 1500 W, respectively, the W etch rate is 8, 14, and 36 Å/min. When the source power is fixed to 500 W and the bias powers are 100, 200, and 300 W, respectively, the W etch rate is 8, 90, and 1032 Å/min. Therefore, if bias power is low, W cannot be etched even at very high (1500 W) source power and if bias power is high, W can be etched even at very low (500 W) source power, revealing that bias power is one of crucial parameters in W etching. Further study is needed to disclose the effect of other parameters.




Fig. 6. Variation of the wafer temperature with varying process parameters.

#### 4. Conclusion

We demonstrate the successful patterning of a W/WN<sub>x</sub>/poly-Si structure using Cl<sub>2</sub>/O<sub>2</sub> system in a helicon wave plasma. The fabricated metal gate electrode shows an almost vertical profile and no pitting of gate oxide homogeneously throughout the wafer. The etch selectivity of W over poly-Si increases with increasing source power, decreasing bias power, and increasing O<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow ratio. The etch selectivity of poly-Si over SiO<sub>2</sub> increase with increasing bias power, decreasing source power, and decreasing O<sub>2</sub>/(Cl<sub>2</sub> + O<sub>2</sub>) gas flow. We reveal that high wafer temperature is important for efficient W etching.

#### Acknowledgements

This work was supported by INHA UNIVERSITY Research Grant through the Special Research Program in 2002 (INHA-22524).

**References**

- [1] C. Hu, Gate oxide scaling limits and projection. IEDM Tech. Dig. (1996) 319.
- [2] N. Yamamoto, S. Iwata, N. Kobayashi, T. Terada, Tungsten gate electrode and interconnect for MOS VLSIs, Ext. Abstr. SSDM (1983) 217.
- [3] A. Chatterjee, R.A. Chapman, K. Joyner, M. Otobe, S. Hattangady, M. Bevan, G.A. Brown, H. Yang, Q. He, D. Rogers, S.J. Fang, R. Kraft, A.L.P. Rotondaro, M. Terry, K. Brennan, S.-W. Aur, J.C. Hu, H.-L. Tsai, P. Jones, G. Wilk, M. Aoki, M. Rodder, I.-C. Chen, CMOS metal replacement gate transistors using tantalum pentoxide gate insulator, IEDM Tech. Dig. (1998) 777.
- [4] K. Ino, T. Ushiki, K. Kawai, I. Ohshima, T. Shinohara, T. Ohmi, Highly-reliable, low-resistivity bcc-Ta gate MOS technology using low-damage Xe-plasma sputtering and Si-encapsulated silicidation process, VLSI Tech. (1998) 186.
- [5] D.H. Lee, K.H. Yeom, M.H. Cho, N.S. Kang, T.E. Shim, Gate oxide integrity (GOI) of MOS transistors with W/TiN stacked gate, VLSI Tech. (1996) 208.
- [6] J.C. Hu, H. Yang, R. Kraft, A.L.P. Rotondaro, S. Hattangady, W.W. Lee, R.A. Chapman, C.-P. Chao, A. Chatterjee, M. Hanratty, M. Rodder, I.-C. Chen, Feasibility of using W/TiN as metal gate for conventional 0.13  $\mu\text{m}$  CMOS technology and beyond, IEDM Tech. Dig. (1997) 825.
- [7] B. Maiti, P.J. Tobin, C. Hobbs, R.I. Hegde, F. Huang, D.L.O. Meara, D. Jovanovic, M. Mendicino, J. Chen, D. Connelly, O. Adetutu, J. Mogab, J. Candelaria, L.B. La, PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub-quarter micron CMOS technology. IEDM Tech. Dig. (1998) 781.